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ABSTRACT 
In this paper we investigate the reliability of Cu contacts with 
both Ta and W based barriers using thermal and electrical stressing.  
The Ta based barrier showed superior resistance to electrical 
stressing, with a time-to-failure approaching that of the W-plug 
reference and a via like failure mode.  However early fails reduce the 
t50 due to high process induced stress imposed by the pre-metal 
dielectric.  These initial results suggest, with further process 
optimization to reduce thermal stress and improve barrier 
uniformity, Cu contacts with Ta based barriers can be as reliable as 
vias in higher metals layers and the traditional W contacts.   
[Keywords: Copper contacts, diffusion barrier, electromigration] 
INTRODUCTION 
As ultra large scale integration dimensions shrink, the resistance 
of the tungsten contact becomes increasingly dominant in 
determining the circuit speed.  By replacing this high resistance 
tungsten plug with a copper based contact, a higher speed of 
operation will be achieved.  This reduction in resistance will enable 
the continued scaling of circuits to ever more challenging 
geometries.  In our previous work we have demonstrated that the use 
of a copper contact can reduce the contact resistance by 38% [1].  In 
this work we discuss the implications of copper contacts on the 
reliability of the interconnect structure.  
EXPERIMENTAL 
A SiO2 and BoroPhosphoSilicate Glass (BPSG) pre-metal 
dielectric layer (PMD) stack was used over standard 0.13µm CMOS 
transistors. All wafers received a standard six level Cu-metallisation 
process.  The contact split plan used in this work is detailed in Table 
1. Physical Vapor Deposition (PVD) Ta barriers were used with and 
without Ar+-resputter, which is intended to improve the barrier 
coverage at the bottom corner of the contact.  An electromigration 
(EM) test structure comprising two M1 lines (100µm each) and one 
sandwich poly line (100µm); with 2 contacts was used to study 
electrical reliability (fig 1).  A 1000 hour EM test was performed 
with current density of 2MA/cm2 at 300oC ambient. As the purpose 
of this work was not to characterize the lifetime of an immature 
barrier technology, a low 1% failure criteria was chosen to best 
identify the different failure mechanisms present in the barrier 
configurations (as discussed later).  Blanket wafers with identical 
barrier and dielectric combinations were fabricated to study the 
diffusion barrier strength during thermally accelerated testing at 
500oC and 650oC. ToF SIMS analysis was then performed to quantify 
any Cu diffusion and qualify the barriers. 
RESULTS AND DISSCUSSION  
Barrier Strength during Thermal Stressing 
The samples annealed at 500oC show no evidence of Cu diffusion 
towards the Si substrate as shown in figures 2(a) and 2(b) for Ta and 
W based barriers respectively. After annealing at 650oC, the Ta 
barrier shows evidence of Cu diffusion in the underlying CoSi and 
silicon regions.  This result agrees with those in the literature, which 
demonstrated a 50nm PVD Ta barrier failed at 600oC [2] when the 
barrier becomes discontinuous as a result of TaSi formation at the Cu 
interface [3].  In contrast, the W barrier remains effective at 
inhibiting Cu diffusion, with no Cu trace observed beyond the barrier. 
This suggests the Ti/TiN/W barrier is superior diffusion stop 
capability, although the Ta based barrier is adequate for the process 
temperatures achieved during processing. 
    Barrier Stability during Electrical Stressing 
Figure 3 shows the results of the electromigration tests for the 
barrier/contact configurations studied.  All samples using a W plug 
contact (split A) show little degradation after 1000 hours of EM 
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FIGURE 1: SCHEMATIC DIRAGRAM OF THE TETS STRUCTURE SHOWING 
(A) TOP VIEW AND (B) SIDE VIEW  
TABLE 1: SPLIT PLAN ON CONTACT BARRIER AND SEED. “RSP” 
DENOTES THE DURATION OF AR+ RESPUTTER IN THE  PVD SYSTEM 
 
Split Barrier type Note 
A 20nm Ti+20nm TiN+W Reference W CN 
B (PVD) 28nm Ta+0 sec rsp 80nm Cu Seed 
C (PVD) 28nm Ta+10 sec rsp 80nm Cu Seed 
D (CVD) 5nm Ti + 5nm TiN 
+15nm W 
80nm Cu Seed 
 
FIGURE 2: SIMS DATA FOR (A) TA BARRIER SAMPLE AND (B) W 
BARRIER SAMPLE AFTER ANNEALS AT 500 OC AND 650OC 
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testing.  Samples with a W based barrier (split D) show a low t50 of 
20 hours.  The Cu contact Ta barrier (split B) appears to show a bi-
model behavior; with 30% of the samples failing after 30 hours and 
the others remaining intact for the much of the 1000 hour test.  Split 
C, the Cu contacts with a Ta barrier and 10sec Ar+-resputter was not 
used due to poor yield, due high PMD stress and severe dielectric 
cracking (fig 5) [1]. 
The Cu contact with W barrier samples all showed a resistance 
increase of 1% (failure) within first 30 hours; which was followed by 
a monotonic resistance increase with time, as shown in figure 4(a). 
Figure 4(b) shows a void with a length greater than 10µm, spanning 
the width of the M1 line and cathode contact.  Such extensive 
voiding is unlikely to be due to mass transport along the line, but 
may be caused by the breakdown of the diffusion barrier at the 
polysilicon interface and subsequent copper diffusion into the silicon.  
This Cu diffusion into the dielectric was evident in subsequent SEM 
inspection.  The observed rapid void growth is promoted by poor 
adhesion between the Cu and the CVD W barrier, due to the vacuum 
break between CVD W barrier and PVD Cu seed deposition 
processes.  This weak barrier performance contradicts the Cu contact 
W barrier superior performance in the blanket thermal stress tests. 
The early fail samples with the Ta based barrier show an abrupt 
increase in resistance, exemplified by the mode 1 curve in figure 
4(a).  Failure analysis does not show any void formation in the metal 
1 track, but catastrophic voiding in the up-stream contact.  Early 
void nucleation in the contact is accelerated by the high thermal 
stress imposed by the PMD during thermal cycling of subsequent 
layers.  This high stress can be observed as dielectric cracking (fig 5) 
[1] and may be the primary cause of the early fails.   
The mode 2 failures for the Ta based barrier samples are very 
different, with a slow step-like resistance increase before the failure 
criteria is met.   In these samples localized small voids were observed 
in the contact sidewalls.  This failure mechanism is typical of Cu vias 
in the metal stack where the sidewall barrier is able to shunt the stress 
current without fusing to cause catastrophic failure [4].  The presence 
of this failure mode suggests that the Ta based barrier remains intact 
and acts as a successful diffusion barrier during EM testing.   
Each of the Cu contact barrier configurations has a lower TTF 
than the W contacts.  However the intrinsic failure mechanisms of W 
and copper contacts is different.  The high melting point of W offers 
a high resistance to EM and so, failure will occur due to void 
formation in the metal line above the contact and will be dominated 
by the copper/cap interface.  At this stage in copper contact 
development the weak link in the structure is the copper/barrier 
interface.  However, with further process development in barrier 
adhesion, better coverage, and reduction of the stress imposed on the 
contact; it is hoped copper contacts can be as reliable as vias in 
higher metals layers and the traditional W plug. 
SUMMARY 
We have demonstrated Cu contacts using Ta and W based barriers 
and compared their intrinsic barrier capabilities during thermal and 
electrical stressing.  Copper contacts with a Ta based barrier show 
superior resistance to electrical stressing.  The Ta barrier remains 
intact and presents a via-like failure, while a reduction in the 
adhesion between the Cu and the W barrier is observed, which 
significantly reduces the TTF.  This contrasts with the results from 
the blanket thermal stress tests on blanket samples, which suggest 
that the Cu contact with W based barrier has a superior diffusion 
barrier capability.  These initial results suggest, with further process 
optimization to reduce thermal stress and improve barrier uniformity, 
Cu contacts with Ta based barriers can offer an equivalent reliability 
as vias in higher metal layers in conjunction with traditional W 
contacts.    
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FIGURE 5: (A) TA BARRIER WITH 10S RESPUTTER (SPLIT C) SHOWING 
DIELECTRIC CRACKING (B) FINITE ELEMENT SIMULATION SHOWING 
HIGH PROCESS INDUCED SHEAR STRESS AT THE CONTACT (UNITS GPA)
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FIGURE 4: (A) TYPICAL FAILURE MODES OBSERVED FOR CU 
CONTACTS WITH EIRTHER TA OR W BARRIERS; (B) CROSS SECTIONAL 
SEM MICROGRAPH OF THE UP STREAM CONTACT WITH TA BARRIER ; 
(C) TOP DOWN SEM MICROGRAPH OF THE UP STREAM CONTACT WITH 
W BARRIER AND METAL 1 TRENCH 
 
FIGURE 3: CUMULATIVE FAILURE USING A 1% FAILURE CRITERIA 
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